lundi 22 juillet 2019

Verification of n-but CRC with single bit CRC using System Verilog

I wish to test if the CRC generated by an n-bit parallel CRC generator is same as a single bit serial CRC generator using the same polynomial in SystemVerilog

Aucun commentaire:

Enregistrer un commentaire