Why is fault equivalence undesirable compared to fault dominance for a test engineer?
Note:both concepts are used for reducing test vector size for testing a logic circuit.
Aucun commentaire:
Enregistrer un commentaire