How to test if a 3-bit bus has the first bit set on 1 - verilog

I'm trying to find out how could I check if a 3-bit bus has the msb set on 1, i.e. 1xx. When I check bus==3'b1xx nothing seems to happen.